Cart (Loading....) | Create Account
Close category search window
 

Genetic algorithm based approach for integrated state assignment and flipflop selection in finite state machine synthesis

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Chattopadhyay, S. ; Dept. of Comput. Sci. & Technol., Bengal Eng. Coll., Howrah, India ; Pal Chaudhuri, P.

Current renewed emphasis for more aggressive logic designs with lesser area, delay, and power, demands exploration of alternative avenues that would lead to better designs, may be at the higher cost of computation. This paper explores the avenue of the Genetic Algorithm (GA) for a holistic view for synthesis of Finite State Machine (FSM). Two aspects-state assignment and choice of sequential elements-significantly affect the cost of the combinational logic synthesized for a FSM. While the state assignment strategies reported in the literature target a specific type of sequential element (generally, a D flip-flop), this paper chooses a combination of available flip-flops to yield the best result. Thus the problems of state assignment and flip-flop selection have been integrated into a single genetic algorithmic formulation. Exhaustive experimentation done on a large suite of benchmarks have established the fact that on the average this tool outperforms the two level state assignment algorithm NOVA by more than 300%. The quality of the solution obtained and the high rate of convergence has established the effectiveness of the GA in solving this particular NP-complete problem. Further, the inherent parallelism of GA makes the proposed scheme ideal for solving the problem in a multiprocessor environment

Published in:

VLSI Design, 1998. Proceedings., 1998 Eleventh International Conference on

Date of Conference:

4-7 Jan 1998

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.