By Topic

A simplified and meaningful crack propagation model in silicon for microelectronic power devices

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)

Wafer handling during the manufacturing process introduces micro-cracks and flaws at the wafer edge. The aim of this work was to determine whether an initial crack would be able to propagate through the silicon active region of power devices when it is subjected to high electro-thermal loads during its application or during thermal cycling tests. We have determined the most critical crack propagation cases. These have been simulated using the ANSYS® FEA software and energy release rate G (ERR) has been calculated for different crack lengths, locations, or thermal loads, and then compared to the silicon critical ERR of the silicon. Temperature profiles that reproduce the typical device operation conditions are retrieved with electro-thermal simulation. Failure analysis performed on these power devices has revealed some typical propagation paths.

Published in:

Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems (EuroSimE), 2012 13th International Conference on

Date of Conference:

16-18 April 2012