By Topic

LMS-based identification and compensation of timing mismatches in a two-channel time-interleaved analog-to-digital converter

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Shahzad Saleem ; Signal Processing and Speech Communication Laboratory, Graz University of Technology, Austria ; Christian Vogel

A time-interleaved ADC (TIADC) increases the overall sampling rate by combining multiple slow ADCs. However, the performance of a TIADC suffers from several mismatches such as time, offset, and gain mismatches. This paper deals with the identification and compensation of timing mismatches in a TIADC using the least mean square (LMS) algorithm. The method only requires a bandlimited and oversampled input signal. We present a detailed discussion and demonstrate the effectiveness of the proposed method by numerical simulations.

Published in:

Norchip, 2007

Date of Conference:

19-20 Nov. 2007