Skip to Main Content
This brief presents a very low complexity hardware interleaver implementation for turbo code in wideband CDMA (W-CDMA) systems. Algorithmic transformations are extensively exploited to reduce the computation complexity and latency. Novel VLSI architectures are developed. The hardware implementation results show that an entire turbo interleave pattern generation unit consumes only 4 k gates, which is an order of magnitude smaller than conventional designs.
Circuits and Systems II: Express Briefs, IEEE Transactions on (Volume:54 , Issue: 7 )
Date of Publication: July 2007