By Topic

Transputer supernodes: models for communication

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Call, D.B. ; Comput. Syst. Archit., Provo, UT, USA ; Lloyd, G.S.

A transputer supernode consists of multiple basic transputer nodes taken together as a unit, or of one or more of the basic nodes grouped with additional circuitry, providing for enhancements to the interprocessor communication capabilities of transputers alone. The authors explore methods for interconnecting relatively large numbers of transputers, say from 10 to 1000 or more. Consideration is given not only to various topologies but also to performance, namely communication latency and throughput, and how the computation process is affected by the communication process. Models of interprocessor communication are selected and compared based on existing and soon-to-be-available transputer and transputer-related technologies.<>

Published in:

COMPCON Spring '89. Thirty-Fourth IEEE Computer Society International Conference: Intellectual Leverage, Digest of Papers.

Date of Conference:

Feb. 27 1989-March 3 1989