By Topic

Taking advantage of LVDS input buffers to implement sigma-delta A/D converters in FPGAs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Sousa, F. ; Altera Eur., High Wycombe, UK ; Mauer, V. ; Duarte, N. ; Jasinski, R.P.
more authors

This paper describes the implementation of a sigma-delta (ΣΔ) A/D converter within an FPGA, with minimal use of external analog components. The approach takes advantage of existing low-voltage differential signalling (LVDS) I/O pads; this allows the implementation of low-cost ADCs into existent FPGAs, even though such digital devices do not possess analog interfacing capabilities at first. The converter was implemented in an actual FPGA and had its performance evaluated.

Published in:

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on  (Volume:1 )

Date of Conference:

23-26 May 2004