Performance analysis for a cache system with different DRAM designs | IEEE Conference Publication | IEEE Xplore