Synchronization of fault-tolerant clocks in the presence ofmalicious failures
Vasanthavada, N.
Marinos, P.N.
Res. Triangle Inst., Res. Triangle Park, NC;
This paper appears in: Computers, IEEE Transactions on
Publication Date: Apr 1988
Volume: 37,
Issue: 4
On page(s): 440-448
ISSN: 0018-9340
References Cited: 11
CODEN: ITCOB4
INSPEC Accession Number: 3171750
Digital Object Identifier: 10.1109/12.2188
Current Version Published: 2002-08-06
Abstract
The problem of achieving global clock synchronization in
fault-tolerant clocks by preventing so-called multiple cliques in the
presence of malicious clock failures (i.e. clock failures that are
perceived differently by different nonfaulty clocks) is addressed. A
solution to the problem, referred to as the averaging rule, is
developed, and its use is analytically justified using the notions of
clock partitions and generalized clock partitions. Experimental
characterization of the multiple cliques problem has been undertaken,
and certain conditions that induce their occurrence in practical
hardware implementation are identified. The effects of clock-receiver
triggering variations and phase-detector operating range on the
instantaneous frequencies of the clock modules are investigated. The
efficacy of the averaging rule is established not only by analysis but
also by means of simulations and experimentation with hardware clock
implementations
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
Cart
