Welcome to IEEE Xplore 2.0: FPGA implementation of universal random number generator

Cart | Sitemap | Help

Abstract


	BROWSE	SEARCH	IEEE XPLORE GUIDE	SUPPORT

View TOC

FPGA implementation of universal random number generator
Cui Wei Li Chengshu Sun Xin
Inst. of Electron. & Inf. Eng., Beijing Jiaotong Univ., China;

This paper appears in: Signal Processing, 2004. Proceedings. ICSP '04. 2004 7th International Conference on
Publication Date: 31 Aug.-4 Sept. 2004
Volume: 1, On page(s): 495- 498 vol.1
ISBN: 0-7803-8406-7
INSPEC Accession Number: 8402366
Digital Object Identifier: 10.1109/ICOSP.2004.1452690
Current Version Published: 2005-06-27

Abstract
An universal random number generator (URNG) which can generate respectively random numbers with uniform distribution, exponential distribution, Rayleigh distribution and Gauss distribution has been implemented as VLSI circuit. This random number generator has the characteristics of great speed, low power consumption and high output precision, and it is especially suited in communication system and radar signal simulation and processing environment where multi-distribution random numbers are required. The experimental results verify the validity of the design.

Index Terms
Available to subscribers and IEEE members.

References
Available to subscribers and IEEE members.

Citing Documents
Available to subscribers and IEEE members.

You are not logged in.

Guests may access Abstract records free of charge.