Accelerating an embedded RTOS in a SoPC platform
Oliver, T.F.
Mohammed, S.
Krishna, N.M.
Maskell, D.L.
Sch. of Comput. Eng., Nanyang Technol. Univ., Singapore;
This paper appears in: TENCON 2004. 2004 IEEE Region 10 Conference
Publication Date: 21-24 Nov. 2004
Volume: D,
On page(s): 415- 418 Vol. 4
ISBN: 0-7803-8560-8
INSPEC Accession Number: 8477870
Digital Object Identifier: 10.1109/TENCON.2004.1414958
Current Version Published: 2005-05-23
Abstract
SoPC platforms are becoming more prevalent as a solution for the implementation of embedded computing systems. This is due to their ease of implementation and highly customisable nature. We demonstrate a simple yet effective technique for accelerating an embedded RTOS running on a soft-core CPU in an SoPC platform. Custom instructions are developed to accelerate the task scheduling. We show rapid development of our technique can be achieved through the use of integrated SoPC development environments like Altera's Quartus-II. Further, implementing a system running the same accelerated RTOS in the Opencores ORP SoPC platform shows the portability of our methods. A notable increase in the performance of key RTOS routines has been seen as well as a reduction in interrupt-latency at the cost of a minimal amount of FPGA real estate. We propose the novel use of custom instructions to access frequently used global data structures as an acceleration technique suitable for SoPC platforms.
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
Cart
