Welcome to IEEE Xplore 2.0: Using an FPGA-based SOC approach for senior design projects

Cart | Sitemap | Help

Abstract


	BROWSE	SEARCH	IEEE XPLORE GUIDE	SUPPORT

View TOC

Using an FPGA-based SOC approach for senior design projects
Hamblen, J.O.
Sch. of Electr. & Comput. Eng., Georgia Inst. of Technol., Atlanta, GA, USA;

This paper appears in: Microelectronic Systems Education, 2003. Proceedings. 2003 IEEE International Conference on
Publication Date: 1-2 June 2003
On page(s): 18- 19
ISSN:
ISBN: 0-7695-1973-3
INSPEC Accession Number: 7945975
Current Version Published: 2003-06-20

Abstract
This paper describes our experiences using a SOC approach to develop capstone design projects for undergraduate students in our electrical and computer engineering curriculum. A commercial FPGA-based SOC development board with a RISC processor IP core is used to support a wide variety of student design projects. A top-down rapid prototyping approach with commercial CAD tools, a C compiler targeted for the RISC processor IP core, and a large field-programmable logic device (FPLD) is used for team-based design projects.

Index Terms
Available to subscribers and IEEE members.

References
Available to subscribers and IEEE members.

Citing Documents
Available to subscribers and IEEE members.

You are not logged in.

Guests may access Abstract records free of charge.