By Topic

Micro-architecture of the VAX 9000

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)

The VAX 9000 CPU, a high-performance scalar processor with an integrated vector facility, is discussed. The implementation of the macropipeline found in the four major subsystems of the VAX 9000 is highlighted. The subsystems are the instruction fetch and decode unit (IBOX), the execution unit (EBOX), the data cache and main memory interface (MBOX), and the vector processing unit (VBOX). IBOX combines a 1-cycle access virtual instruction cache with a 25-B instruction buffer and an instruction decode crossbar. The VAX 9000 EBOX performs all scalar operations. It is a pipelined design incorporating a microsequencer to control functional unit operation. The MBOX of the VAX 9000 is the primary source of memory data, and so it is the home of the actual address translation buffer and the data cache. It is multiported and pipelined with two autonomous pipeline segments. The VBOX is an optional arithmetic unit which accelerates arithmetic-intensive code applications.<>

Published in:

Compcon Spring '90. Intellectual Leverage. Digest of Papers. Thirty-Fifth IEEE Computer Society International Conference.

Date of Conference:

Feb. 26 1990-March 2 1990