By Topic

Communication centric architectures for turbo-decoding on embedded multiprocessors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Gilbert, Frank ; Microelectron. Syst. Design Res. Group, Kaiserslautern Univ., Germany ; Thul, Michael J. ; Wehn, N.

Software implementations of channel decoding algorithms are attractive for communication systems with their large variety of existing and emerging standards due to their flexibility and extensibility. For high throughput, however, a single processor can not provide the necessary computing power. Using several processors in parallel, without exploiting the internal parallelism of the algorithm, leads to intolerable overhead in area, power consumption, and latency. We propose a multiprocessor based turbo-decoder implementation where inherently parallel decoding tasks are mapped onto individual processing nodes. The implied challenging inter-processor communication is efficiently handled by our framework such that throughput is not degraded. In this paper, we present communication centric architectures from buses to heterogenous networks that allow us to interconnect numerous processors to perform high throughput turbo-decoding.

Published in:

Design, Automation and Test in Europe Conference and Exhibition, 2003

Date of Conference:

2003