Evaluation on FPGA of triple rail logic robustness against DPA and DEMA
Lomne, V.
Maurine, P.
Torres, L.
Robert, M.
Soares, R.
Calazans, N.
LIRMM, Univ. Montpellier, Montpellier;
Abstract
Side channel attacks are known to be efficient techniques to retrieve secret data. In this context, this paper concerns the evaluation of the robustness of triple rail logic against power and electromagnetic analyses on FPGA devices. More precisely, it aims at demonstrating that the basic concepts behind triple rail logic are valid and may provide interesting design guidelines to get DPA resistant circuits which are also more robust against DEMA.
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
Cart
