Power reduction of a 12-bit 40-MS/s pipeline ADC exploiting partial amplifier sharing
Diaz-Madrid, J.A.
Neubauer, H.
Hauer, H.
Domenech-Asensi, G.
Ruiz-Merino, R.
Integrated Circuit Design - Analog, Fraunhofer Inst. for Integrated Circuits, Erlangen;
Abstract
High performance analog-to-digital converters (ADC) are essential elements for the development of high performance image sensors. These circuits need a big number of ADCs to reach the required resolution at a specified speed. Moreover, nowadays power dissipation has become a key performance to be considered in analog designs, specially in those developed for portable devices. Design of such circuits is a challenging task which requires a combination of the most advanced digital circuit, the analog expertise knowledge and an iterative design. Amplifier sharing has been a commonly used technique to reduce power dissipation in pipelined ADCs. In this paper we present a partial amplifier sharing topology of a 12 bit pipeline ADC, developed in 0.35 mum CMOS process. Its performance is compared with a conventional amplifier scaling topology and with a fully amplifier sharing one.
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
Cart
