Comparison of the FPGA Implementation of Two Multilevel Space Vector PWM Algorithms
Lopez, O.
Alvarez, J.
Doval-Gandoy, J.
Freijedo, F.D.
Nogueiras, A.
Lago, A.
Penalver, C.M.
Univ. of Vigo, Vigo;
This paper appears in: Industrial Electronics, IEEE Transactions on
Publication Date: April 2008
Volume: 55,
Issue: 4
On page(s): 1537-1547
ISSN: 0278-0046
INSPEC Accession Number: 9920930
Digital Object Identifier: 10.1109/TIE.2008.917159
Current Version Published: 2008-04-04
Abstract
Multilevel converters can meet the increasing demand of power ratings and power quality associated with reduced harmonic distortion and lower electromagnetic interference. When the number of levels increases, it is necessary to control more and more switches in parallel. Field programmable gate arrays (FPGAs), with their concurrent processing capability, are suitable for the implementation of multilevel modulation algorithms. Among them, space vector pulsewidth modulation algorithms offer great flexibility to optimize switching waveforms and are well suited for digital implementation. In this paper, two algorithms, 2-D and 3-D, are analyzed and implemented in an FPGA. In order to carry out the implementation, both algorithms have been described in very high speed integrated circuit hardware description language, partly hand coded, and partly automatically generated using the system generator tool. Both implementations are compared in terms of implementation complexity and logic resources required. Finally, test results with a neutral-point-clamped inverter are presented.
Index
Terms
Available to subscribers and IEEE members.
References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
Cart
