Home  |   Login  |   Logout  |   Access Information  |   Alerts  |   Purchase History  |   Cart  |   Sitemap  |   Help   
 
Abstract
BROWSE SEARCH IEEE XPLORE GUIDE SUPPORT
arrow_leftView TOC   |arrow_leftPrevious Article   |  Next Articlearrow_right
Email/Printer Friendly Format  
 

Digital Sliding-Mode Observer Implementation Using FPGA
Lienhardt, A.-M.   Gateau, G.   Meynard, T.A.  
Inst. Nat. Polytechnique de Toulouse, Toulouse;

This paper appears in: Industrial Electronics, IEEE Transactions on
Publication Date: Aug. 2007
Volume: 54,  Issue: 4
On page(s): 1865-1875
ISSN: 0278-0046
INSPEC Accession Number: 9608227
Digital Object Identifier: 10.1109/TIE.2007.898305
Current Version Published: 2007-07-09

Abstract
This paper details the digital implementation of a new observation strategy of the flying capacitor voltages dedicated to stacked multicell converters (SMC). This particular topology relies on the use of flying capacitors so as to equally share the voltage constraint on several semiconductors and increase the number of output levels. However, the SMC appropriate operation is guaranteed by the stability of the flying capacitor voltage levels, and the current flow creates variations of those quantities. The idea is therefore to develop an accurate estimation technique that avoids the utilization of differential sensors and allows the active control of the intermediate voltages. The observation has to meet several criteria. It must particularly reproduce in a quasi-analog way the dynamic of those quantities to enable the proper operation of the active control algorithm. The actual research scope thus focuses on the sliding mode observation of the flying capacitor voltages by means of phase current measurements. This paper summarizes the observer design, its digitizing, and the field-programmable gate array (FPGA) implementation. It also presents an interesting Very High Speed Integrated Circuit Hardware Description Language (VHDL)-Saber Cosimulation tool that allows validating the VHDL code before being downloaded in the FPGA of the physical system. The last section illustrates and emphasizes the performance and ruggedness of the implemented algorithm through promising experimental results.

Index Terms
Available to subscribers and IEEE members.

References
Available to subscribers and IEEE members.
Citing Documents
Available to subscribers and IEEE members.
You are not logged in.
Guests may access Abstract records free of charge.
Login
Username
Password
» Forgot your password?
Please remember to log out when you have finished your session.
You must log in to access:
• Advanced or Author Search
• CrossRef Search
• AbstractPlus Records
• Full Text PDF
• Full Text HTML
Access this document
Full Text: PDF (1055 KB)
» Buy this document now
»  Learn more about
»  Learn more about
    purchasing articles
    and standards

Rights and Permissions
» Learn More
Download this citation
Available to subscribers and IEEE members.
 
arrow_leftView TOC   |arrow_leftPrevious Article   |  Next Articlearrow_right   |  Back to toparrow_up
Indexed by IEE Inspec
© Copyright 2010 IEEE – All Rights Reserved