Real-Time Visual Saliency Architecture for FPGA With Top-Down Attention Modulation | IEEE Journals & Magazine | IEEE Xplore