Short-Read Mapping by a Systolic Custom FPGA Computation | IEEE Conference Publication | IEEE Xplore