Chip-to-chip communications using capacitive interconnects

This paper presents a transceiver for capacitive interconnects between two chips. The capacitive link model was simulated with an EM-simulator and a lumped circuit model was developed from the simulations. The channel model was then used in the design of the transceiver. The designed transceiver was implemented in 65-nm CMOS and the chip stack was assembled with standard equipment. The paper also presents the BER measurement results for the transceiver.