By Topic

Contention resolution using multi-stage fiber delay line buffer in a photonic packet switch

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
H. Harai ; Commun. Res. Lab., Tokyo, Japan ; N. Wada ; F. Kubota ; W. Chujo

We focus on contention resolution using an optical fiber delay line (FDL) buffer in a photonic packet switch. A scheduler for contention resolution may not have a high-speed electronic processor, which limits performance of a photonic packet switch. We thus propose a multi-stage buffer based on tree structure. The buffer has multiple schedulers to compensate for the slow processing speed of each scheduler. We show the performance of the multistage buffer with respect to packet loss probability through simulation experiments. As a result, we find that the performance of a multistage buffer is strongly affected by the small number of FDLs in the first stage. We also show the number of FDLs in a multi-stage buffer needed to get the same performance as a high-speed one-stage buffer.

Published in:

Communications, 2002. ICC 2002. IEEE International Conference on  (Volume:5 )

Date of Conference:

2002