By Topic

Reformatting test patterns for testing embedded core based system using test access mechanism (TAM) switch [SoC]

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

In this paper, a new algorithm for reformatting the test vector of system on chip (SOC) with test access mechanism (TAM) has been proposed. Exhaustive experimentation has been conducted by employing random reformatted test vectors for a variety of SOCs, constructed with the ISCAS sequential benchmark circuits. For a limited number of input pins, which have been provided for testing the SOC, the proposed algorithm drastically reduces the test-time as well as the hardware

Published in:

Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.

Date of Conference: