The 16kB single-cycle read access cache on a next-generation 64b itanium microprocessor | IEEE Conference Publication | IEEE Xplore