By Topic

Design optimization of MPEG-2 AAC decoder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)
Kyoung Ho Bang ; Dept. of Electr. & Electron. Eng., Yonsei Univ., Seoul, South Korea ; Joon Seok Kim ; Nam Hun Jeong ; Young Cheol Park
more authors

A new design for the 2-channel main-profile MPEG-2 AAC decoder is presented. To support an architectural modularity of the design, the AAC decoding algorithm has been implemented using three hardware modules: Huffman decoder, predictor, and a 20-bit programmable DSP core. The Huffman decoder module was designed to complete its job within a single clock cycle time. Also, the predictor module is executed in parallel with other modules, so that the system resource is maximally utilized. The Huffman decoder and predictor modules have been coded using VHDL, and other MPEG-2 AAC decoding routines were programmed using assembly of the DSP core. Functional simulations verified that the designed system was able to decode standard MPEG-2 AAC main-profile bitstreams using only 16.9 MIPS while it was able to maintain a high accuracy of the output PCM

Published in:

IEEE Transactions on Consumer Electronics  (Volume:47 ,  Issue: 4 )