Close category search window
 

A partial SOI technology for single-chip RF power amplifiers

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Jun Cai ; Inst. of Microelectron., Singapore, Singapore ; Changhong Ren ; Liang, Y.C. ; Sin, J.K.O.

The technology of forming partial SOI (silicon on insulator) platform on conventional bulk wafer is proposed. RF LDMOS devices with high power-added efficiency and onchip high-Q value micro-inductors were fabricated for 2 GHz power amplifier applications by using the proposed technology. Devices were verified by the laboratory measurement results.

Published in:
Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International

Date of Conference: 2-5 Dec. 2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.