Scheduled System Maintenance:
Some services will be unavailable Sunday, March 29th through Monday, March 30th. We apologize for the inconvenience.
By Topic

Narrow distribution of threshold voltages in 4 Mbit MONOS memory-cell arrays and its impact on cell operation

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

8 Author(s)
Terano, T. ; Semicond. Network Co., Sony Corp., Kanagawa, Japan ; Moriya, H. ; Nakamura, A. ; Kosaka, H.
more authors

This paper describes the narrow and non-spread distribution of threshold voltage in MONOS (Metal-oxide-nitride-oxide-semiconductor) memory cell array. We fabricated 4 Mbit MONOS memory test chip using 0.25 /spl mu/m technology. The gate length of the memory cell is shrunk to 0.18 /spl mu/m. The distributions of threshold voltage in many operations are evaluated. As a result range of the distribution of threshold voltage keeps narrow in program and erase operation. It also keeps narrow in heat treatment of 300/spl deg/C. These characteristics are also good advantages of MONOS memory device for multi-bit memory applications. It is also shown that there is a possibility to achieve non-verify operation in both program and erase cycle. The MONOS memory device is a promising form of nonvolatile memory for use in cheaper than floating gate (FG) yet highly reliable embedded applications.

Published in:

Electron Devices Meeting, 2001. IEDM '01. Technical Digest. International

Date of Conference:

2-5 Dec. 2001