By Topic

Minimising power dissipation in partial scan sequential circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $31
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Nicolici, N. ; Dept. of Electr. & Comput. Eng., McMaster Univ., Hamilton, Ont., Canada ; Al-Hashimi, B.M.

Recently a new test application strategy for minimising of power dissipation during test applications in full scan sequential circuits was proposed. This paper investigates its applicability to partial scan sequential circuits. It is shown that, when compared to full scan sequential circuits, partial scan not only reduces the test area overhead and test application time, but also reduces the power dissipation during test applications and the computational time required for low power testable design space exploration

Published in:

Computers and Digital Techniques, IEE Proceedings -  (Volume:148 ,  Issue: 45 )