By Topic

Digit-serial multiplier design using skew-tolerant domino circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
2 Author(s)
Sungwook Kim ; Dept. of Electr. & Comput. Eng., Minnesota Univ., Minneapolis, MN, USA ; G. E. Sobelman

A novel connection between digit-serial computing and skew-tolerant domino circuit design is developed and applied to the design of unsigned and signed multipliers. In our design methodology, a multiplier having a digit size of N bits is naturally and efficiently mapped into a skew-tolerant domino-implementation using N overlapping clock phases. In order to demonstrate the performance advantage of our approach, we compare two types of multiplier implementations, one constructed using traditional domino circuits and the other using the skew-tolerant domino technique. The simulation results show that a particular digit-serial multiplier constructed with skew-tolerant domino circuits is up to 41% faster than the corresponding design with traditional domino circuits

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference: