Cart (Loading....) | Create Account
Close category search window
 

Reuse of addressable system bus for SOC testing

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Sungbae Hwang ; Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA ; Abraham, J.A.

Describes a novel test methodology for core-based SOCs. The methodology is based on the use of the existing system bus and/or peripheral bus to access the ports on embedded cores. The microprocessor situated in an SOC can access the addressable terminals of embedded cores to feed test stimuli and to read captured test responses. This novel approach does not need additional bus structures from chip I/Os to cores for the test access mechanism; hence it significantly reduces area overhead and enables the use of the microprocessor's computing power to control the test process of the deeply embedded cores on an SOC

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference:

2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.