By Topic

An improved pass-gate adiabatic logic

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

The purchase and pricing options are temporarily unavailable. Please try again later.
3 Author(s)
Varga, L. ; Dept. of Electron. Devices, Budapest Tech. Univ., Hungary ; Kovacs, F. ; Hosszu, G.

Presents an improved pass-gate adiabatic charge-recovery logic (IPGL) which is efficient in power consumption and requires only moderate reversibility overhead. The energy efficiency is achieved by completely eliminating non-adiabatic loss during the charge phase of the clock, and the reversibility overhead is kept low by allowing partial reversibility only at nodes with small capacitance. We also show how to implement flip-flops with adiabatic logic and propose an adiabatic binary counter. The power dissipation comparison shows, that the IPGL outperforms previous adiabatic logic families, and it dissipates less energy than its static CMOS counterpart for operating frequencies below 400 MHz

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference:

2001