Cart (Loading....) | Create Account
Close category search window
 

Efficient gate clustering for MTCMOS circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Anis, M.H. ; VLSI Res. Group, Waterloo Univ., Ont., Canada ; Mahmoud, M. ; Elmasry, M.I.

The problem, of, efficient gate clustering, in MTCMOS circuits is modeled as a bin-packing and set-partitioning problem. Both methodologies offer reduction in leakage power of up to 70% of previous techniques, while the latter takes routing complexity, into consideration. Satisfactory performance is achieved, with minimal area overhead

Published in:

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International

Date of Conference:

2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.