By Topic

Intelligent tutoring tool for digital logic design course (ITDiL)

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
M. Ayob ; Fac. of Technol. & Inf. Sci., Universiti Kebangsaan Malaysia, Selangor, Malaysia ; K. Chellappan ; N. M. Ali

This paper explains the development of an intelligent tutoring tool for digital logic design. The authors' objective is to design and implement a multimedia based computerized teaching aid that are based on self-directed learning (SDL) approach. SDL allows the students to practice on their design and explore in a new way of learning tutorial with various options in learning digital logic course. Years of experience in teaching this subject together with references book have been used as a guideline for designing this model to ensure the effective transfer of knowledge from teacher to student. As a pilot test, they try to guide the students on how to build Karnaugh map (K-map) from a truth table. Students are free to input any combination of output functions into their truth table. They can also obtained the simplified equation by doing K-map SOP minimization or K-map POS minimization. The groups obtained are shown during the process of K-map minimization

Published in:

TENCON 2001. Proceedings of IEEE Region 10 International Conference on Electrical and Electronic Technology  (Volume:2 )

Date of Conference: