Logic minimization using exclusive OR gates | IEEE Conference Publication | IEEE Xplore