Referenced Items are not available for this document.
Important design considerations, principles and tradeoffs applied to the design of MPEG-2 transport stream demultiplexers suitable for integration with MPEG video/audio decoders and 2D/3D graphics core are presented. The described architecture integrates demultiplexing of the most frequent transport packets of MPEG HDTV video and audio streams into the register based hardware core and all digital teletext/subtitling decoding functions and user or private data processing on low to midrange performance host CPU (Pentium 200 MHz or MIPS 166 MHz). This results in the greater flexibility and reduction of the hardware cost of digital set-top receivers
Published in:
Consumer Electronics, 2001. ICCE. International Conference on
Date of Conference: 2001
- Page(s):
- 92 - 93
- Meeting Date :
- 19 Jun 2001-21 Jun 2001
- Print ISBN:
- 0-7803-6622-0
- INSPEC Accession Number:
- 7055895
- Conference Location :
- Los Angeles, CA
- Digital Object Identifier :
- 10.1109/ICCE.2001.935225
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
