Single chip video processor for digital HDTV

We have developed a new high-performance video system LSI using a 0.25 /spl mu/m CMOS technology for Japan BS digital broadcasting launched in December 2000. The LSI integrates all the necessary functions for video decoding into a single chip and employs efficient architectures which are parallel processing and have parallel data bus architecture for decoding transport streams efficiently.