Referenced Items are not available for this document.
A high-speed content addressable memory (CAM) match circuit is the key for a system LSI in this digital network era, such as consumer electronics and digital communication. For example, a microprocessor with a memory management unit (MMU) has usually a translation look-aside buffer (TLB) including the CAM. The CAM is demanded small area, high speed, and also low power. In this paper we propose and study two types of CAM match circuit for a fully associative TLB.
Published in:
VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on
Date of Conference: 14-16 June 2001
- Page(s):
- 231 - 232
- Meeting Date :
- 14 Jun 2001-16 Jun 2001
- Print ISBN:
- 4-89114-014-3
- INSPEC Accession Number:
- 7081234
- Conference Location :
- Kyoto, Japan
- Digital Object Identifier :
- 10.1109/VLSIC.2001.934249
- Product Type:
- Conference Publications
About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies
A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2013 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.
