By Topic

A 800 MHz single cycle access 32 entry fully associative TLB with a 240 ps access match circuit

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Sumita, M. ; Microprocessor Dev. Center, Matsushita Electr. Ind. Co. Ltd., Kyoto, Japan

A high-speed content addressable memory (CAM) match circuit is the key for a system LSI in this digital network era, such as consumer electronics and digital communication. For example, a microprocessor with a memory management unit (MMU) has usually a translation look-aside buffer (TLB) including the CAM. The CAM is demanded small area, high speed, and also low power. In this paper we propose and study two types of CAM match circuit for a fully associative TLB.

Published in:

VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on

Date of Conference:

14-16 June 2001