By Topic

A 200 MHz 7th-order equiripple continuous-time filter by design of nonlinearity suppression in 0.25 /spl mu/m CMOS process

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Morie, T. ; Matsushita Commun. Ind. Co. Ltd., Osaka, Japan ; Fujiyama, H. ; Dosho, S.

7th order equiripple filter with cutoff frequency of 200 MHz is developed in a 0.25 /spl mu/m CMOS process. A new design method has been adopted to obtain enough accuracy and linearity in high frequency operation. Optimal device sizes are determined that maximize the accuracy. The most suitable filter configuration is determined that suppresses the nonlinearity of the transconductors. Experimental results satisfy group delay variation of /spl plusmn/5% and THD of less than 1% for a 400 mVpp differential input.

Published in:

VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on

Date of Conference:

14-16 June 2001