By Topic

An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

5 Author(s)

A 4 Gb/s serial link tracking clock and data recovery (CDR) circuit fabricated in 0.24 /spl mu/m CMOS technology dissipates 84 mW and occupies 0.3 mm/sup 2/. The input signal is 2/spl times/oversampled by 8 offset-cancelled receive amplifiers per receive clock cycle. The samples are processed by a phase controller to position the receive clocks at the center and the edge of the data eye using a semi-digital dual delay-locked loop (DLL). The quiet-supply p-p jitter of the receive clock is 39 ps with 0.33 ps/mV supply sensitivity. It allows for plesiochronous clocking with a frequency tolerance of /spl plusmn/400 ppm. The worst case phase resolution is <20 ps.

Published in:

VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on

Date of Conference:

14-16 June 2001