By Topic

Single-electron pass-transistor logic and its application to a binary adder

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Ono, Y. ; NTT Basic Res. Labs., Kanagawa, Japan ; Takahashi, Y.

A new type of logic for constructing single-electron transistor (SET) circuits is proposed. The logic uses multigate SETs as pass transistors. The pass signals are routed with a small voltage so that the SETs can utilize Coulomb blockade effects. They are boosted at the output node when transferred to the input gates of other circuits. Since the multigate configuration enables us to implement XOR function using just one device, the logic can express sum- and carry-bits of an adder in a compact way. We have fabricated an elemental circuit of the logic and tested the basic operation of the SETs in the circuit. We also describe a multibit binary adder based on the logic, and discuss the circuit size and speed.

Published in:

VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on

Date of Conference:

14-16 June 2001