By Topic

A 0.13 /spl mu/m 6 GHz 256/spl times/32b leakage-tolerant register file

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

6 Author(s)
Krishnamurthy, R. ; Microprocessor Res. Labs., Intel Corp., Hillsboro, OR, USA ; Alvandpour, A. ; Balamurugan, G. ; Shanbhagh, N.
more authors

This paper describes a 256/spl times/32b 4-read, 4-write ported register file for 6 GHz operation in 1.2 V, 0.13 /spl mu/m technology. The local bitline uses a pseudo-static leakage tolerant scheme to achieve 8% faster read performance and 36% higher DC noise robustness (with 6/spl times/ active leakage reduction) compared to dual-Vt scheme optimized for high-performance.

Published in:

VLSI Circuits, 2001. Digest of Technical Papers. 2001 Symposium on

Date of Conference:

14-16 June 2001