By Topic

Low power driven re-synthesis algorithm for heterogeneous FPGA under delay constraint

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

4 Author(s)
Po-Xun Chiu ; Dept. of Inf. & Comput. Eng., Chung Yuan Christian Univ., Chung Li, Taiwan ; Yu-Chung Lin ; Yi-Ling Hsieh ; Tsai-Ming Hsieh

In this paper, we propose a low power driven re-synthesis algorithm for LUT-based heterogeneous FPGA under delay constraint. We start with a delay optimal solution by using HeteroMap. The solution is then processed to reduce the power consumption and the circuit delay is held. Experimental results show that power consumption of the original mapping solution has been reduced by 15.02%. In addition, our algorithm can further reduce the power consumption when the delay constraint is relaxed

Published in:

Circuits and Systems, 2001. ISCAS 2001. The 2001 IEEE International Symposium on  (Volume:5 )

Date of Conference:

2001