Evolutionary graph generation system with transmigration capability for arithmetic circuit design

This paper presents a novel graph-based evolutionary optimization technique called Evolutionary Graph Generation (EGG), and its application to the design of fast constant-coefficient multipliers using parallel counter-tree architecture. This paper also demonstrates that the evolution process of EGG can be accelerated by a simple operation, called "transmigration", which is to import previously generated good solutions for creating the other solutions.