By Topic

Fundamental limits to analog scaling

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
De Vito ; Analog Devices ; Ishikawa

Summary form only given. Rapid process enhancement and broad applicability of mixed-signal LSIs require shrinking the analog section to the same short development cycle time as the digital section. However, in contrast to digital, where a simple linear shrink works fine, there are many thorny issues to be considered for the analog shrink, such as noise, crosstalk, unwanted oscillation, and a variety of undesirable interactions.

Published in:

VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on

Date of Conference:

19-21 May 1993