By Topic

A new very fast pull-in PLL system with anti-pseudo-lock function

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
H. Shirahama ; Kyushu Univ., Fukuoka, Japan ; K. Taniguchi ; K. Nakashi

PLLs (phase locked loops) are expected to be desirable components for clock extraction in high speed digital communication systems, typically in optical systems, because of the low cost, compactness, suitability to integration, and ease of treatment. The PLL for clock extraction requires a fast pull-in and small output jitter characteristics. In this paper, we describe a total PLL system, in which a further improvement of the pull-in time is realized and a pseudo lock (i.e. harmonic lock), which has been a serious problem in the past, can be avoided automatically. We have constructed the PLL system using a monolithic PU-IC for the PLL core part and 1.2 micron design rule PLAs for most of the remaining part of the system, and measured total performances of the system.

Published in:

VLSI Circuits, 1993. Digest of Technical Papers. 1993 Symposium on

Date of Conference:

19-21 May 1993