By Topic

Partial-order correctness-preserving properties of delay-insensitive circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Berks, R. ; IBM Canada Ltd., Toronto, Ont., Canada ; Negulescu, R.

Delay-insensitive (DI) circuits are a class of asynchronous circuits that operate correctly regardless of delays in components or wires. We model such circuits using their traces, or sequences of events (signal transitions) that occur during the operation of the circuit. DI circuits can be characterized by certain properties regarding swapping consecutive events in traces. We focus on the exhaustive verification problem, which determines whether there is any set of timing and environment conditions under which the circuit may operate incorrectly. We show that the event-swapping properties of DI circuits authorize us to verify exhaustively such circuits by only examining certain special traces

Published in:

Asynchronus Circuits and Systems, 2001. ASYNC 2001. Seventh International Symposium on

Date of Conference:

2001