By Topic

Estimating crosstalk from VLSI layouts

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Subramanian, V.S. ; ATT Res. Silicon Valley Inc., Santa Clara, CA, USA ; Rayikumar, C.P.

Signal integrity problems have been reported as the primary sources of chip failure in many deep submicron VLSI projects. Crosstalk due to coupling capacitance between adjacent wires that run very closely to one another can result in both logic and delay faults. A CAD tool that can analyze a VLSI layout and point out sources of potential crosstalk problems is therefore highly valuable. In this paper we report a tool called MACE which can do so with a good degree of accuracy without actually performing detailed circuit simulation. Comparisons with accuracy SPICE simulation using industry-standard circuits as benchmarks reveals that the error in MACE analysis is less than 15%. The computational time requirement of the MACE tool, on the other hand, is in minutes as compared to circuit simulation which requires hours of computation for industry-standard circuits

Published in:

VLSI Design, 2001. Fourteenth International Conference on

Date of Conference: