By Topic

Observability register architecture for efficient production test and debug of VLSI circuits

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
Bhavsar, D. ; Alpha Dev. Group, Compaq Comput. Corp., Shrewsbury, MA, USA ; Tan, R.

We present a simple design innovation and a testing methodology that overcomes the known difficulties in using linear feedback shift register based observability registers for failure isolation. The design makes diagnosing failures speedy and efficient during both the initial test development phase and the subsequent production and field failure analysis phase. The design architecture can be easily implemented on VLSI circuits, such as high-performance microprocessors, for enhancing the test effectiveness of at-speed functional tests. We present some results from its deployment on Compaq's Alpha 21264 microprocessor

Published in:

VLSI Design, 2001. Fourteenth International Conference on

Date of Conference:

2001