Cart (Loading....) | Create Account
Close category search window
 

Timing verification and delay test generation for hierarchical designs

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

3 Author(s)
Krishnamachary, A. ; Comput. Eng. Res. Center, Texas Univ., Austin, TX, USA ; Abraham, J.A. ; Tupuri, R.S.

This paper develops an effective solution for timing verification and delay test generation at the full chip level by exploiting the hierarchy in large designs. Currently, timing verification can only be done at the module level. We consider the timing verification problem when a module is instantiated in a larger design, where the module-level critical paths might no longer hold. In order to check whether a module-level critical path is true at the chip level, we use a fault injection circuit where detecting a stuck-at fault in this circuit will result in a pair of vectors which sensitize the critical path in the module. Unfortunately, existing sequential automatic test pattern generators (ATPG) cannot deal with complete chip designs in generating tests using the above approach. Therefore, we use a hierarchical test generation approach which abstracts the rest of the large chip into just the logic behavior relevant to the embedded module. This resulting reduction in complexity allows us to identify chip-level critical paths in large designs and to find delay tests for sensitizing these true critical paths. Experimental results confirm that the proposed technique is able to validate all the module-level critical paths in processor designs and show that most of the module-level critical paths are false at the chip level, while commercial ATPG at the full-chip level aborts in all the cases

Published in:

VLSI Design, 2001. Fourteenth International Conference on

Date of Conference:

2001

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.