Cart (Loading....) | Create Account
Close category search window
 

Defect screening challenges in the Gigahertz/Nanometer age: keeping up with the tails of defect behaviors

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$31 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

1 Author(s)
Rodgers, M. ; Intel Corp., Santa Clara, CA, USA

Today's semiconductor manufacturers are moving to more DFT and structurally based testing to reduce capital and engineering investments for test. A number of test methodologies essential for delivering acceptable product quality face new challenges as the industry moves to new process technologies below 200 nm and devices in the GHz range as designs depart from “pure CMOS” with new types of circuits to deliver more performance and lower power. VLSI logic performance has become limited more by interconnect and parasitic reactance than transistor performance and will be more so as devices that push the limits of noise and supply scaling towards 1.O V. The “tails” of defect-device interactions will increasingly include more failures that are sensitive to speed, temperature and voltage, i.e., test coverage completeness is less likely to occur with only stuck at based testing. The industrial test challenge is to keep up with these “tails”: to understand how they are reshaped by ongoing changes in circuits and process technologies and to reshape old and add new DFT and test methodologies to enable acceptable product quality at acceptable cost moving forward. Actual examples of “tails” of defect coverage learnings and tradeoffs will be presented as part of this special session at the conference

Published in:

Test Conference, 2000. Proceedings. International

Date of Conference:

2000

Need Help?


IEEE Advancing Technology for Humanity About IEEE Xplore | Contact | Help | Terms of Use | Nondiscrimination Policy | Site Map | Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest professional association for the advancement of technology.
© Copyright 2014 IEEE - All rights reserved. Use of this web site signifies your agreement to the terms and conditions.