By Topic

MOS current mode logic for low power, low noise CORDIC computation in mixed-signal environments

Sign In

Cookies must be enabled to login.After enabling cookies , please use refresh or reload or ctrl+f5 on the browser for the login options.

Formats Non-Member Member
$33 $13
Learn how you can qualify for the best price for this item!
Become an IEEE Member or Subscribe to
IEEE Xplore for exclusive pricing!
close button

puzzle piece

IEEE membership options for an individual and IEEE Xplore subscriptions for an organization offer the most affordable access to essential journal articles, conference papers, standards, eBooks, and eLearning courses.

Learn more about:

IEEE membership

IEEE Xplore subscriptions

2 Author(s)
J. M. Musicer ; Wireless Res. Center, California Univ., Berkeley, CA, USA ; J. Rabaey

In this work, MOS current mode logic (MCML) is analyzed for application to low power, mixed signal environments. A small MCML cell library is developed and optimized for several different performance requirements. The cells are then applied to the generation of pipelined CORDIC structures and compared with equivalent CMOS circuits. MCML CORDICs are designed which can operate from 125 MHz to 310 MHz with power consumption varying between 4.3 mW and 18.6 mW. These power results are up to 1.5 times less than CMOS CORDICs with equivalent propagation delays. Design was done in a 0.25 /spl mu/m standard CMOS process from ST Microelectronics.

Published in:

Low Power Electronics and Design, 2000. ISLPED '00. Proceedings of the 2000 International Symposium on

Date of Conference:

26-27 July 2000